# The Open University of Sri Lanka Faculty of Engineering Technology Department of Electrical & Computer Engineering



Study Programme

: Bachelor of Technology Honours in Engineering

Name of the Examination

: Final Examination

Course Code and Title

: EEX5536 Computer Architecture

Academic Year

: 2020/2021

Date

: 17th of February 2022

Time

: 0930 - 1230hrs

Duration

: 3 hours

# General Instructions

- 1. Read all instructions carefully before answering the questions.
- . 2.. This question paper consists of Eight (8) questions in Eight (8) pages.
  - 3. Answer any five (5) questions. All questions carry equal marks.
  - 5. Answer for each question should commence from a new page.
  - 6. This is a Closed Book Test (CBT).
  - 7. Answers should be in clear hand writing.
  - 8. Do not use red colour pen.

#### Question 1

Instruction set architecture is the structure of a computer that a machine language programmer (or a compiler) must understand to write a correct (timing independent) program for that machine.

- i.) Draw a typical virtual machine schematics for different styles of Instruction Set Architecture (ISA) i.e. Accumulator, Memory-Memory, Stack, Load-Store. [08 marks]
- ii.) Briefly describe the addressing modes: Direct, Indirect, Immediate and Register.

  [04 marks]
- iii.) Consider n × m matrix. The matrix is stored in the memory. When a program needs an element (i,j) it has to use a suitable addressing mode to find the Effective Address of the element.
  - a) Propose an addressing mode for indexing a matrix. Describe it. [04 marks]
  - b) Show how it can be used for finding the Effective Address of an element of the matrix.

    [04 marks]

## Question 2

- i.) Explain the Amdahl's law and derive an equation for that. [04 marks]
- ii.) The MIPS rating of a processor is 1000. However, the processor requires at least one memory access per instruction. The memory latency of the system is 10 ns.
  - a) What is the MIPS rating of the system. [04 marks]
    - b) Performance of the system depends very much on the memory. Propose three solutions for this performance problem. Describe them briefly. [06 marks]
    - c) If you are able to double the MIPS rating of the processor what is the achievable overall speedup of the system. Assume that there is no change in memory latency. Solve the problem using the Amdahl's law.

      [06 marks]

#### Question 3

- i.) Throughput of a pipeline is inversely proportional to the bottleneck of the pipeline. Explain the statement. [04 marks]
- ii.) An instruction execution path will take 9ns to execute an instruction in one-stage pipeline. However this logic path can be divided into any number of stages and the logic delay (9ns) can be subdivided equally as well. Moreover the sum of setup time of a latch and clock skew will be 1ns. Let s as the number of stages. Assume that the pipeline receives a set of instructions without branching instructions.
  - a) What is the clock period  $T_{clock}$  in terms of s? [06 marks]
  - b) What is the execution time of 101 instructions? [04 marks]
  - c) Calculate the optimum number of stages that the pipeline should have for minimum execution time of 101 instructions.

    [106 marks]

## **Question 4**

- i.) Briefly describe the tasks of an I/O system of a computer. [04 marks]
- ii.) When a page fault occurs describe what the computer system would do. [04 marks]
- iii.) A disk drive has eight surfaces, with 512 tracks per surface and a constant 64 sectors per track. Sector size is 1 Kbytes. The average seek time is 8ms, the track-to-track access time is 1.5ms, and the drive runs at 3600 rpm. Successive tracks in a cylinder can be read without head movement.

| a) | What is the drive capacity?                         | [03 marks] |
|----|---|------------|
| b) | What is the average access time for the drive?      | [03 marks] |
| c) | Estimate the time required to transfer a 5-MB file. | [03 marks] |
| d) | What is the burst transfer rate?                    | [03 marks] |

# Question 5

When instructions flow smoothly through a pipeline without delays the CPI of the pipelined processor will be equal to 1. Prove this statement. [05 marks] ii.) What will be the value of the CPI in the worst-case scenario? [04 marks] [05 marks] iii.) What are the sources that cause delays or stalls in a pipeline? [06 marks] iv.) Describe pipeline hazards and show how they can be prevented.

# Question 6

It is observed that in a computer system, memory operations take 40% of the execution time. Usually L1 cache speeds up 75% of the memory operations by 5 times and L2 cache can speed up only 60% of the rest of the memory operations by 3 times. Assume that sections of execution sped up by LI and L2 caches do not overlap.

i.) Draw a diagram to illustrate the above scenario indicating the percentages/factors of each [05 marks] section of execution. ii.) Calculate the speedup when the system has only L1 cache. [05 marks] iii.) Calculate the achievable speedup when the system has both LI and L2 caches. [05 marks]

[05 marks] iv.) Describe the working principle of cache memory.

#### Question 7

You are to connect an external device to a computer through the parallel port or through the ISA bus. The device accepts a data byte when its *Accept data* pin receives a rising edge of a signal. Immediately the device will set its *data valid* pin to low. As soon as the data byte is written to its memory the *data valid* pin will set to high. The device accepts data only when the *data valid* pin is high.

i.) Draw a block diagram to show the connectivity of the device with the computer through the parallel port (Appendix A) or ISA bus (Appendix B). Indicate which pins of the parallel port or the ISA bus you are going to connect with the pins of the device.

[06 marks]

ii.) Draw a typical timing diagram for data transferring from the computer to the device.

[04 marks]

- iii.) Give an algorithm for sending a byte to the device from the computer. You must show all values used for configuring the ISA bus (values for address bus and the data bus) or the parallel port (addresses and values of the relevant ports) each time when they are used.

  [06 marks]
- iv.) Expand your algorithm to send a file to the device.

[04 marks]

## **Question 8**

- organisation giving block diagrams for each organization.

  [08 marks]
  - ii.) A SIMD computer has 8 synchronized processor elements (PE) which are connected to each other via interconnection network. Each PE has a set of working registers and a data-routing register *R* to transfer and to receive data to and from other PEs.
    - a) Design an algorithm for the SIMD computer to calculate the sum of an array (A) of 8 elements. Assume that element  $A_i$  is stored in the local memory of PE<sub>i</sub>, where i = 1, 2, 3, ..., 8. [06 marks]
    - b) Briefly describe how the control unit of the SIMD computer controls the PEs according to your algorithm. [06 marks]

# Appendix A

# Parallel port connector description

| Trn≥                                  | AND THE PERSON NAMED OF TH | Selection to the selection of the select |                 | Register |       | Inverted           | Pin:            |
|---------------------------------------|--|--|-----------------|----------|-------|--------------------|-----------------|
| Pin:<br>D-sub                         | Sigual   | Function   | Source          | Name     | Bit # | nt con-<br>nector? | Centron<br>-kts |
| ì                                     | nStrobe  | Strobe D0-D7   | PC <sup>1</sup> | Control  | 0     | Y                  | 1               |
| 2                                     | D0   | Data Bit 0   | PC <sup>2</sup> | Data     | 0     | N                  | 2               |
| 3                                     | Di   | Data Bit 1   | PC <sup>2</sup> | Data     | 1     | N                  | 3               |
| 4                                     | D2   | Data Bit 2   | PC <sup>2</sup> | Data     | 2     | N                  | 4               |
| 5                                     | D3   | Data Bit 3   | PC <sup>2</sup> | Data     | 3     | N                  | 5               |
| 6                                     | D4   | Data Bit 4   | PC <sup>2</sup> | Data     | 4     | N                  | 6               |
| 7                                     | DS   | Data Bit 5   | PC <sup>3</sup> | Data     | 5.    | N                  | 7               |
| 8                                     | D6   | Data Bit 6   | PC3             | Data     | 6     | N                  | 8               |
| 9                                     | D7   | Data Bit 7   | PC <sup>2</sup> | Data     | 7     | N                  | 9               |
| 10                                    | nAck   | Acknowledge (may trigger interrupt)  | Printer         | Status   | 6     | N                  | 10              |
| 11                                    | Busy   | Printer busy   | Printer         | Status   | 7     | Y                  | 11              |
| 12                                    | PaperEnd   | Paper end, empty (out of paper)  | Printer         | Status   | 5     | N                  | 12              |
| 13                                    | Select   | Printer selected (on line)   | Printer         | Status   | 4     | N                  | 13              |
| 14                                    | nAutoLF  | Generate automatic line feeds<br>after carriage returns  | PC <sup>1</sup> | Control  | 1     | Y                  | 14              |
| 15                                    | nError<br>(nFault)   | Error  | Printer         | Status   | 3     | N                  | 32              |
| 16                                    | nloit  |  |                 | Control  | 2     | N                  | 31              |
| 17                                    | nSelectIn  | Select printer (Place on line)   | PC <sub>1</sub> | Control  | 3     | Υ                  | 36              |
| 18                                    | Gnd  | Ground return, for a Strobe, D0  |                 |          |       |                    | 19,20           |
| 19                                    | Gnd  | Ground return for D1, D2   |                 |          |       |                    | 21,22           |
| 20                                    | Gnd  | Ground return for D3, D4   |                 |          |       |                    | 23,24           |
| 21                                    | Gnd  | Ground return for D5, D6   |                 |          |       |                    | 25,26           |
| 22                                    | Gnd  | Ground return for D7, nAck   |                 |          |       |                    | 27,28           |
| 23                                    | Gnd  | Ground return for nSelectIn  |                 |          |       |                    | 33              |
| 24                                    | Gnd  | Ground return for Busy   |                 |          |       |                    | 29              |
| 25                                    | Gnd  | Ground return for alnit  |                 |          |       |                    | 30              |
|                                       | Chassis  | Chassis ground   |                 |          |       |                    | 17              |
| · · · · · · · · · · · · · · · · · · · | NC   | No connection  |                 |          |       |                    | 15,18,34        |
| VIII.                                 | NC   | Signal ground  |                 |          |       |                    | 16              |
|                                       | NC   | +5V  | Printer         |          |       |                    | 35              |

# Parallel port register definitions

Base address: 0378h

| Data Register | (Base Address) |             |        |                        |                 |  |
|---------------|----------------|-------------|--------|------------------------|-----------------|--|
| Bit           | Pin: D-sub     | Signal Name | Source | Inverted at connector? | Pin: Centronics |  |
| 0             | 2              | Data bit 0  | PC     | no                     | 2               |  |
| ***           | 3              | Data bit 1  | PC     | no                     | 3               |  |
| 2             | 4              | Data bit 2  | PC     | по                     | 4               |  |
| 3             | 5              | Data bit 3  | PC     | no                     | 5               |  |
| 4             | 6              | Data bit 4  | PC     | no                     | 6               |  |
| 5             | 7              | Data bit 5  | PC     | no                     | 7               |  |
| 6             | 8              | Data bit 6  | PC     | no                     | 8               |  |
| 7             | 9              | Data bit 7  | PC     | no                     | 9               |  |

Some Data ports are bidirectional. (See Control register, bit 5 below.)

Status Register (Base Address +1)

| Bit | Pin: D-sub | Signal Name     | Source                | Inverted at connector? | Pin: Centronics |
|-----|------------|-----------------|-----------------------|------------------------|-----------------|
| 3   | .15        | nError (nFault) | Peripheral            | no                     | 32              |
| 4   | 13         | Select          | Peripheral            | no                     | 13              |
| 5   | 12         | PaperEnd        | Peripheral            | no                     | 12              |
| 6   | 10         | пАск            | Peripheral            | no                     | 10              |
| 7   | 11         | Busy            | Peripheral Peripheral | yes                    | 11              |

Additional bits not available at the connector:

0: may indicate timeout (1=timeout).

1, 2: unused

Control Register (Base Address +2)

| Bit |   | Pin: D-sub | Signal Name | Source          | Inverted at connector? | Pin: Centronics |  |
|-----|---|------------|-------------|-----------------|------------------------|-----------------|--|
| 0   | 1 | I          | nStrobe     | PC <sup>1</sup> | yes                    | 1               |  |
| 1   |   | 14         | nAutoLF     | PC <sup>1</sup> | yes                    | 14              |  |
| 2   |   | 16         | nInit       | PC1             | ñö                     | 31              |  |
| 3   |   | 17         | nSelectIn   | PC1             | yes                    | 36              |  |

When high, PC can read external input (SPP only).

Additional bits not available at the connector:

- 4: Interrupt enable. 1=IRQs pass from nAck to system's interrupt controller. 0=IRQs do not pass to interrupt controller.
- 5: Direction control for bidirectional Data ports. 0=outputs enabled, 1=outputs disabled; Data port can read external logic voltages.

6.7: unused

# Appendix B

# ISA (Industry Standard Architecture) Bus

Pins layout

| A BER | Sixyout                       |         | ~~~~ |     |        |                       | gaar <del></del> |
|-------|-------------------------------|---------|------|-----|--------|-----------------------|------------------|
| D     | Description                   | Name    | PIn  | Pin | Name   | Description           | D                |
| 1     | Ground                        | GND     | BI   | Αl  | Ю СНК  | VO Channel Check      | -[               |
| 0     | Reset                         | RESET   | B2   | A2  | SD7    | System Data bit 7     | 1/0              |
| 1     | Power +5V                     | +5V     | В3   | A3  | SD6    | System Data bit 6     | 1/0              |
| I     | Interrupt Request 9           | IRQ9    | B4   | A4  | SD5    | System Data bit 5     | 1/0              |
| 1     | Power -5V                     | -5V     | B5   | A5  | SD4    | System Data bit 4     | 1/0              |
| Į.    | DMA Request 2                 | DRQ2    | B6   | A6  | SD3    | System Data bit 3     | 1/0              |
| 1     | Power -12V                    | -12V    | B7   | A7  | SD2    | System Data bit 2     | VO               |
| 1     | Zero Wait State               | 0WS     | В8   | A8  | SD1    | System Data bit [     | 1/0              |
| 1     | Power +12V                    | +12V    | B9   | A9  | SD0    | System Data bit 0     | 1/0              |
| 1     | Ground                        | GND     | B10  | A10 | IQ RDY | I/O Channel Ready     | -[               |
| 0     | System Memory Write           | SMEMW   | BII  | All | AEN    | Address Enable        | 0                |
| 0     | System Memory Read            | SMEMR   | B12  | A12 | SA19   | System Address bit 19 | 0                |
| 1/0   | I/O Write                     | IOW     | B13  | Al3 | SA18   | System Address bit 18 | 0                |
| 1/0   | I/O Read                      | IOR     | B14  | A14 | SAI7   | System Address bit 17 | O                |
| O     | DMA Request Acknowledge 3     | DACK3   | BIS  | A15 | SA16   | System Address bit 16 | O                |
| Ĭ     | DMA Request 3                 | DRQ3    | B16  | A16 | SA15   | System Address bit 15 | О                |
| O     | DMA Request Acknowledge       | DACKI   | B17  | A17 | SA14   | System Address bit 14 | Ō                |
| ī     | DMA Request I                 | DRQ1    | B18  | A18 | SA13   | System Address bit 13 | О                |
| I/O   | Refresh cycle in progress     | REFRESH | B19  | A19 | SA12   | System Address bit 12 | 0                |
| O     | System Clock                  | CLOCK   | B20  | A20 | SAII   | System Address bit 11 | O                |
| 1     | Interrupt Request 7           | IRQ7    | B21  | A21 | SA10   | System Address bit 10 | 0                |
| 1     | Interrupt Regilest 6          | IRQ6    | B22  | A22 | SA9    | System Address bit 9  | 0                |
| I     | Interrupt Regisst 5           | IRQ5    | B23  | A23 | SA8    | System Address bit 8  | O                |
| 1     | Interrupt Request 4           | IRQ4    | B24  | A24 | SA7    | System Address bit 7  | О                |
| I     | Interrupt Request 3           | IRQ3    | B25  | A25 | SA6    | System Address bit 6  | 0                |
| O     | DMA Request Acknowledge 2     | DACK2   | B26  | A26 | SA5    | System Address bit 5  | 0                |
| O     | T/C                           | TC      | B27  | A27 | SA4    | System Address bit 4  | Ō                |
| 7     | Buffered Address Latch Enable | BALE    | B28  | A28 | SA3    | System Address bit 3  | 0                |
| 1     | Power +5V                     | +5V     | B29  | A29 | SA2    | System Address bit 2  | O                |
| 0     | Oscillator                    | OSC     | B30  | A30 | SA1    | System Address bit I  | 0                |
| 1     | Ground                        | GND     | B31  | A31 | SA0    | System Address bit 0  | 0                |

# Signal Description

# CLOCK (System Drive) output

The system clock is a synchronous microprocessor cycle clock.

# RESET (Reset Drive) output

This signal goes high at power-up, hardware reset, or when low line-voltage occurs.

# SA0 to SA19 (System Addresses) input/output

The system address lines run from bit 0 through 19. They are latched onto the falling edge of BALE.

# SD0 to SD7 (System Data bits) Input/Output

System data bits 0 to 7.

BALE (Buffered Address Latch Enable) input

The buffered address latch enable is used in latch SA0 to SA19 on the falling edge of BALE. During DMA cycles, BALE is forced high.

IO CHK (I/O Channel Check) active low input

I/O channel check is active low signal which indicate that a parity error exists in the I/O board.

IO RDY (I/O Channel Ready) input

This signal lengthens I/O or memory cycles and should be held low with valid addresses. It can be held low for a maximum of 2.5 microseconds.

IRQ 3 to 7, 9 (Interrupt Requests) input

These interrupt request signals indicate I/O service request attention. They are prioritized in the following sequences: highest IRQ 9 and lowest IRQ 3, 4, 5,6,7,8.

IOR (I/O Read) active low input/output

Instructs an I/O device to drive its data onto the data bus.

IOW (VO Write) active low output

Instructs an I/O device to read the data off the data bus.

SMEMR (System Memory Read) output

The system memory read signal is low while the low first megabyte memory is being read.

SMEMW (System Memory Write) output

The system memory write signal is low while the low first megabyte memory is being written.

DRQ 0 to 3 (DMA Requests) active high input

DMA Request channels 0 to 3 are for 8-bit data transfers. DRQ4 is used on the system board. Hold a DRQ line high until its DMA Request Acknowledge (DACK) goes active. Their priority is in the following sequences: highest DRQ 0,1,2, and 3.

DACK 1 to 3 (DMA Request Acknowledges) output

These signals are used to acknowledge the corresponding signals for DRQ 0 to 3.

AEN (Address Enable) output

The address enable is high when the DMA controller drives the address bus and is low when the CPU drives the address bus.

REFRESH (Refresh cycle in progress) active low input/output

This signal indicates a refresh cycle is in progress.

- TC(T/C) output
- OSC (Oscillator) output

The oscillator signal is used for the color graphic card. High-speed clock (70 ns, 14.31818 MHz), 50%duty cycle

OWS (Zero Wait State) input

The zero wait state indicates to the microprocessor that the present bus cycle can be completed without inserting any additional wait cycles.

