THE OPEN UNIVERSITY OF SRI LANKA BACHELOR OF TECHNOLOGY - LEVEL 5 ECX5236 – COMPUTER ARCHITECTURE FINAL EXAMINATION 2009



DURATION: THREE HOURS

DATE: 05th April 2010

the

BM

TIME: 1400 - 1700 HOURS

Answer any five questions. All questions carry equal marks.

- 1. A computer is constructed using a 3.6 GHz processor. It is integrated with 512 MB RAM which has 1.5 ns latency. The processor has 3 types of instructions: Branch, Arithmetic & Logic, and Memory move. The processor needs 5, 4, and 5 clocks to execute each type of instructions respectively. It is observed that of all the instructions executed 20% are branch instructions and 40% are Arithmetic and Logic operations. Branch and Memory Move instructions need 2 memory access but Arithmetic and Logic instructions need only one.
 - (i) Calculate the average CPI of the processor.
 - (ii) Find the MIPS rating of the processor
 - (iii) Calculate the MIPS rating of the computer.
 - (iv) Estimate the time taken to execute a program with n number of instructions.
- 2. An enhancement in a computer system improves only some part of the system. Accordingly improvement of the performance depends on the impact of the enhanced part. The f denotes the fraction of the computation time in the old system that can be improved with the enhancement made; S_e is the achievable speedup only if the enhanced part of the system is used.
 - (i) If the old time of the system (without improvement) is $T_{\rm old}$ formulate the new time $T_{\rm new}$ of the system after the enhancement.
 - (ii) The speedup of the new system (after the improvement) is

$$S_{new} = \frac{T_{old}}{T_{new}}.$$

3.

Accordingly derive the Amdahl's law in terms of f, S_e , S_{new} .

- (iii) Restate this law for multiprocessor system, where f is the fraction of the computation time which is parallelizable, n is the number of processors in the system.
- (iv) Initially multiprocessor system has 8 processors. To improve the system it is decided to double the number of processors. What would be the minimum fraction of parallelizable part of an application that increases the speedup by more than 1.7 times of the old system?
- (i) Name three organizations of cache memory and describe them briefly.
- (ii) Briefly describe design options of a cache using Sets, Sectors, Block Slots, and Allocation Units (AUs).

- (iii) Derive a model for effective latency of a two-level cache. Assume L1 cache latency is $T_{\rm c1}$. Transport time from L2 to L1 is $T_{\rm c21}$, memory to L2 is $T_{\rm mc2}$. P_1 and P_2 are the miss rates of the L1 and L2 caches, respectively. Assume that all references are satisfied in one of the 3 memory levels
- (iv) In a computer system two-level cache has been deployed in the memory hierarchy. At one stage all memory references are found in the L2 cache. What would be the effective memory latency time? Use all data given in the above question.
- 4. The Fig. 4.1 shows a linear pipeline with k stages (S_i) separated by latches (L). Common clock (C) is applied to all latches simultaneously. Each stage S_i has a time delay τ_i , where i=1,2,...,k.




Fig. 4.1 Linear pipeline with k stages.

- (i) If the time delay of the each latch is τ_L what is the clock period (τ) of the pipeline?
- (ii) Get an equation to calculate the speedup (s) of the k stage linear pipeline over an equivalent nonpipeline processor.
- (iii) Show that maximum achievable speedup of a linear pipeline is equal to its number of stages.
- (iv) Calculate the maximum speedup of a linear pipeline with 4 stages, where $\tau_1 = \tau_3 = 40$ ns, $\tau_2 = 80$ ns, $\tau_4 = 50$ ns and $\tau_L = 10$ ns.
- (v) Explain why the speedup you get in Q4.(iv) is less than 4. How can you improve the speedup in this case?

5.

- (i) What is meant by a page fault in virtual memory organization?
- (ii) When a page fault occurs describe what the computer system would do.
- (iii) A disk subsystem employed for the virtual memory organization has the following specifications: 32 sectors per track, 512 bytes per sector, 3600 rpm, average linear latency of 30 ms, page size of 4 Kbytes. In average the computer system executes an instruction in 1.5 μs.
 - (a) Calculate the data transfer rate of the disk subsystem.
 - (b) Compute the wasted time in the event of a page fault while executing a program.
 - (c) What should be the seek time of the disk drive in order to reduce the wasted time, to less than 85%?

6. An interface unit designed for data transfer from I/O device to a computer is given in the Fig. 6.1.




Fig. 6.1 Interface unit for data transfer

This unit can be used under program control for data transfer. Here interface accepts a byte into the data register when the data valid line is enabled and enables the data accepted line. Then the interface set the flag bit in the status register. The interface reset the flag bit only after the data register is read. Accordingly data accepted line will be disabled. The interface will put the content of the either registers data register or status register to the data bus according to value of the address bus when the read line is enabled.

- (i) Draw a block diagram to show the connectivity of the device with the computer through the parallel port (Appendix A) or ISA bus (Appendix B). Indicate which pins of the parallel port or the ISA bus you are going to connect with the pins of the device.
- (ii) Give an algorithm for receiving a 4 bit data from the unit. You must show all values used for configuring the ISA bus (values for address bus and the data bus) or the parallel port (addresses and values of the relevant ports) each time when they are used.
- (iii) Draw a typical timing diagram of the data transfer between the interface and the computer.
- (iv) Explain how to use a Logic Analyzer for timing analysis with the help of your block diagram. Clearly indicate address, data and control signals that involve and the pins of parallel port or ISA Bus.

(i) Distinguish between paging and segmentation of the memory.

7.

(ii) Virtual address format for the paged memory system is given below.

Virtual Page Number	Offset
1	'
<u> </u>	

Here the field Offset is n bits wide and the field Virtual Page Number is m bits wide.

(a) The physical address space of the system is 2^k , where m+n>k>n. With the help of the values k, m and n show that the pure paged memory system could be inefficient in some cases. (Assume the value n is a constant.)

8.

- (i) Briefly describe the major objectives of a memory hierarchy.
- (ii) Comment on the following statement giving reasons.

"Hit ratio can be improved by using faster memory i.e. memory with less access time."

(iii) The effective access time for each memory reference in the n-level memory hierarchy is

$$T = \sum_{i=1}^{n} h_i T_i$$

MMU functions.

where $h_i = H_{i-}H_{i-1}$; H_i - hit ratio at i level.

 T_i effective time to access data in i level and calculated as

$$T_i = \sum_{k=1}^{l} t_k$$

where t_k - individual average access time of i level.

Prove that effective access time is given by

$$T = \sum_{i=1}^{n} (1 - H_{i-1}) t_i .$$

Parallel port connector description

Pin:	Signal			Regis	ter	Inverted	Pin:
-sub		Function	Source	Name	Bit#	at con- nector?	Centron
i			PC ¹	Control	0	Y	1
2	D0	Data Bit 0	PC ²	Data	0	N	2
	D1	Data Bit 1	PC ²	Data	1	N	3
+	D2	Data Bit 2	PC ²	Data	2	N	4
;	D3	Data Bit 3	PC ²	Data	3	N	5
í	D4	Data Bit 4	PC ²	Data	4	N	6
7	D5	Data Bit 5	PC ²	Data	5	N	7
3	D6	Data Bit 6	PC ²	Data	6	N	8
)	D7	Data Bit 7	PC ²	Data	7	N	9
10	пAck	Acknowledge (may trigger interrupt)	Printer	Status	6	N .	10
11	Busy	Printer busy	Printer	Status	7	Y	11
12	PaperEnd	Paper end, empty (out of paper)	Printer	Status	5	N	12
13	Select	Printer selected (on line)	Printer	Status	4	N	13
14	nAutoLF	Generate automatic line feeds after carriage returns	PC ¹	Control	1	Y	14
15	nError (nFault)	Error	Printer	Status	3	N	32
16	nInit	Initialize printer (Reset)	PC ¹	Control	2	N	31
17	nSelectIn	Select printer (Place on line)	PC ¹	Control	3	Y	36
8	Gnd	Ground return for nStrobe, D0					19,20
9	Gnd	Ground return for D1, D2		,			21,22
20	Gnd	Ground return for D3, D4					23,24
11981	Gnd	Ground return for D5, D6					25,26
22	Gnd	Ground return for D7, nAck					27,28
23	Gnd	Ground return for nSelectIn					33
24	Gnd	Ground return for Busy					29
25	Gnd	Ground return for nInit					30
	Chassis	Chassis ground					17
	NC	No connection					15,18,34
	NC	Signal ground					16
	NC	+5V llows it to be used as an input (SPP o	Printer				35

Parallel port register definitions

Base address: 0378h

Bit	Pin: D-sub	Signal Name	Source	Inverted at connector?	Pin: Centroni
0	2	Data bit 0	PC	no	2
1	3	Data bit 1	PC	no	3
2	4	Data bit 2	PC	no	4
3	5	Data bit 3	PC	no	5
4	6	Data bit 4	PC	по	6
5	7	Data bit 5	PC	no	7
6	8	Data bit 6	PC	no	8
7	9	Data bit 7	PC	no	9

Some Data ports are bidirectional. (See Control register, bit 5 below.)

Status Register (Base Address +1)

Bit	Pin: D-sub	Signal Name	Source	Inverted at connector?	Pin: Centroni	
3	15	nError (nFault)	Peripheral	по	32	
4	13	Select	Peripheral	no	13	
5	12	PaperEnd	Peripheral	no	12	
6	10 .	nAck	Peripheral	no	10	
7	11	Busy	Peripheral	yes	11	

Additional bits not available at the connector:

0: may indicate timeout (1=timeout).

1, 2: unused

Control Register (Base Address +2)

Bit	Pin: D-sub	Signal Name	Source	Inverted at connector?	Pin: Centronic
0	1	nStrobe	PC ¹	yes	1
1	14	nAutoLF	PC ¹	yes	14
2	16	nInit	PC ¹	no	31
3	17	nSelectIn	PC ¹	yes	36

When high, PC can read external input (SPP only).

Additional bits not available at the connector:

- 4: Interrupt enable. 1=IRQs pass from *nAck* to system's interrupt controller. 0=IRQs do not pass to interrupt controller.
- 5: Direction control for bidirectional Data ports. 0=outputs enabled. 1=outputs disabled; Data port can read external logic voltages.

6,7: unused

Appendix B

ISA (Industry Standard Architecture) Bus

Pins layout

	rins layout								
D	Description	Name	Pin	Pin	Name	Description	Œ		
1	Ground	GND	B1	A 1	IO CHK	I/O Channel Check	- Ī		
0	Reset	RESET	B2	A2	SD7	System Data bit 7	I/O		
7	Power +5V	+5V	В3	A3	SD6	System Data bit 6	I/O		
I	Interrupt Request 9	IRQ9	В4	A4	SD5	System Data bit 5	1/O		
/	Power -5V	-5V	B5	A5	SD4	System Data bit 4	I/O		
I	DMA Request 2	DRQ2	B6	A6	SD3	System Data bit 3	I/O		
7	Power -12V	-12V	В7	A7	SD2	System Data bit 2	I/O		
7	Zero Wait State	0WS	В8	A8	SD1	System Data bit 1	I/O		
7	Power +12V	+12V	В9	A9	SD0	System Data bit 0	I/O		
7	Ground	GND	B10	A10	IO RDY	I/0 Channel Ready	I-		
0	System Memory Write	SMEMW	B11	A11	AEN	Address Enable	0		
0	System Memory Read	SMEMR	B12	A12	SA19	System Address bit 19	0		
I/O	I/O Write	IOW	B13	A13	SA18	System Address bit 18	0		
I/O	I/O Read	IOR	B14	A14	SA17	System Address bit 17	0		
0	DMA Request Acknowledge 3	DACK3	B15	A15	SA16	System Address bit 16	0		
I	DMA Request 3	DRQ3	B16	A16	SA15	System Address bit 15	0		
0	DMA Request Acknowledge 1	DACK1	B17	A17	SA14	System Address bit 14	0		
I	DMA Request 1	DRQ1	B18	A18	SA13	System Address bit 13	0		
I/O	Refresh cycle in progress	REFRESH	B19	A19	SA12	System Address bit 12	0		
О	System Clock	CLOCK	B20	A20	SA11	System Address bit 11	0		
I	Interrupt Request 7	IRQ7	B21	A21	SA10	System Address bit 10	0		
I	Interrupt Request 6	IRQ6	B22	A22	SA9	System Address bit 9	0		
I	Interrupt Request 5	IRQ5	B23	A23	SA8	System Address bit 8	0		
I	Interrupt Request 4	IRQ4	B24	A24	SA7	System Address bit 7	0		
I	Interrupt Request 3	IRQ3	B25	A25	SA6	System Address bit 6	0		
0	DMA Request Acknowledge 2	DACK2	B26	A26	SA5	System Address bit 5	0		
0	T/C	TC	B27	A27	SA4	System Address bit 4	0		
?	Buffered Address Latch Enable	BALE	B28	A28	SA3	System Address bit 3	0		
/	Power +5V	+5V	B29	A29	SA2	System Address bit 2	0		
0	Oscillator	OSC	B30	A30	SA1	System Address bit 1	0		
1	Ground .	GND	B31	A31	SA0	System Address bit 0	0		

Signal Description

CLOCK (System Drive) output

The system clock is a synchronous microprocessor cycle clock.

RESET (Reset Drive) output

This signal goes high at power-up, hardware reset, or when low line-voltage occurs.

SA0 to SA19 (System Addresses) input/output

The system address lines run from bit 0 through 19. They are latched onto the falling edge of BALE.

SD0 to SD7 (System Data bits) Input/Output

System data bits 0 to 7.

BALE (Buffered Address Latch Enable) input

The buffered address latch enable is used in latch SA0 to SA19 on the falling edge of BALE. During DMA cycles, BALE is forced high.

IO CHK (I/O Channel Check) active low input

I/O channel check is active low signal which indicate that a parity error exists in the I/O board

IO RDY (I/O Channel Ready) input

This signal lengthens I/O or memory cycles and should be held low with valid addresses. It can be held low for a maximum of 2.5 microseconds.

IRQ 3 to 7, 9 (Interrupt Requests) input

These interrupt request signals indicate I/O service request attention. They are prioritized in a following sequences: highest IRQ 9 and lowest IRQ 3, 4, 5,6,7,8.

IOR (I/O Read) active low input/output

Instructs an I/O device to drive its data onto the data bus.

IOW (I/O Write) active low output

Instructs an I/O device to read the data off the data bus.

SMEMR (System Memory Read) output

The system memory read signal is low while the low first megabyte memory is being read.

SMEMW (System Memory Write) output

The system memory write signal is low while the low first megabyte memory is being written

DRQ 0 to 3 (DMA Requests) active high input

DMA Request channels 0 to 3 are for 8-bit data transfers. DRQ4 is used on the system board. Hold a DRQ line high until its DMA Request Acknowledge (DACK) goes active. Their prior is in the following sequences: highest DRQ 0,1,2, and 3.

DACK 1 to 3 (DMA Request Acknowledges) output

These signals are used to acknowledge the corresponding signals for DRQ 0 to 3.

AEN (Address Enable) output

The address enable is high when the DMA controller drives the address bus and is low when CPU drives the address bus.

REFRESH (Refresh cycle in progress) active low input/output

This signal indicates a refresh cycle is in progress.

TC(T/C) output

OSC (Oscillator) output

The oscillator signal is used for the color graphic card. High-speed clock (70 ns, 14.31818 MHz), 50%duty cycle

0WS (Zero Wait State) input

The zero wait state indicates to the microprocessor that the present bus cycle can be completed without inserting any additional wait cycles.