The Open University of Sri Lanka
Department of Electrical and Computer Engineering
Bachelor of Technology (Engineering) – Level 05
ECX5231 – Network Theory
Final Examination 2011/12



Duration: 3 hours


Date: 10.03.2012

Time: 14.00 – 17.00

Answer five questions selecting at least one question from section B. All questions carry equal marks.


SECTION A

1. A simple transistor amplifier is shown in figure 1.




- a. Obtain the companion model of the complete network with replacing the transistor with the Ebers moll model.
- b. Replace the non linear elements with the companion model and redraw the circuit.
- c. Write the node equations by selecting the proper nodes.
- d. Derive the quiescent (with no input excitation) operation condition for the circuit.

2. A step input having a magnitude of 5V is applied to the simple RL circuit shown in figure 2.



- a. Replace the inductor with its companion network model using backward Eular formula and redraw the circuit given in figure 2.
- b. Obtain a formulation of the current for the figure 2.
- c. Find the current via the inductor at three time steps with $\Delta t = 100 \mu S$.
- 3. A resistive electrical circuit is shown in figure 3.



- a. Write stamps for each element of the circuit.
- b. Formulate given circuit with help of the stamps.
- c. Use an appropriate equation solving algorithm to find voltages of the circuit using the formulation.

4. A linear circuit with energy storage elements is shown in figure 4.





Figure 4


- a. Derive the state space equation and output equation for the circuit.
- b. Determine the transfer function of the circuit.
- 5. The Figure 5 shows R -2R ladder network used as a 2 bit digital to analogue converter.



- a. Use Telligen's theorem to derive an expression for the sensitivity of the output voltage to changes of R_1 resistance values.
- b. Using the results in part a) to obtain the sensitivity of the output due to changes in other resistance values.

6.

- a. Define the followings with an example
 - i. Tree
 - ii. Cut set matrix
- b. Obtain the tree branch voltages and hence all the currents and voltages for the network shown in figure 6.



SECTION B

First four pages of a research article which summarize the power switching semiconductor models for PSPICE and their parametric sensitivity analysis. Refer the article and your knowledge about PSPICE to answer the following questions.

- 7. Circuit simulations can be done using many software packages.
 - a. Name the software packages mention in the article.
 - b. What do you understand by a composite model?
 - c. Write the steps you should follow in order to draw the schematic of the composite model of an IGBT.
- 8. Sensitivity analysis is very important in device simulation.
 - a. List the steps that you need to follow in order to get the transient characteristic of a IGBT composite model in PSPICE.
 - b. What are the parameters effect in igbt and gto.
 - c. Comment on the composite model and the real component characteristics of igbt and gto.

Power Switching Semiconductor Models for PSpice, and their Parametric Sensitivity Analysis

X. He¹, B.W. Williams² and T.C. Green²

¹Zhejiang University, Hangzhou, P R China ²Heriot-Watt University, Edinburgh, U. K.

Abstract PSpice models for power semiconductor switching devices, which include the gate turn-off thyristor, the insulated gate bipolar transistor and the mos-controlled thyristor, are presented. These models are suitable for time domain circuit simulation packages which incorporate bipolar transistor and metal oxide semiconductor field effect transistor models. The models presented are composite models, being built-up from these two basic switching components. Simulation, experimentation results and parametric sensitivity analysis validate the in-circuit performance of the proposed composite models. The presented models are meant for applications where circuit level simulated performance is of primary importance, rather than accurate prediction of device microscopic electrical characteristics.

INTRODUCTION

Power semiconductor models have been implemented in general simulation packages [1]-[9] such as PSpice, Saber and so on. Two methods to create a new device model are normally used. The first one is to create a model based on the power semiconductor physical structure and equations, and this kind of model is called the microscopic model. The second modelling method is to construct a model from existing device models, thereby creating a composite model, which gives macroscopic properties. A composite model is simpler to implement and more convenient for power electronics engineers to use in circuit simulation, than the microscopic equation model. This paper surveys power device models, and shows how to construct any new power semiconductor model, with the general circuit simulator PSpice, by composite model building. The insulated gate bipolar transistor (igbt), gate turnoff (gto) thyristor and mosfet controlled thyristor (mct) are presented as three examples of the composite modelling method. Simulations, experimental results and practical device data are given and compared. Parametric sensitivity analysis is performed, and validity of the composite macroscopic models is discussed.

COMPOSITE MODELS

PSpice has models for basic power semiconductor

devices such as diodes, bipolar junction transistors (bjt), and mosfets, which are based on their physical structure and use the equivalent circuit method. But there is no model, in PSpice, for the igbt, glo thyristor or met, which are newer, more complicated power semiconductor switching devices. Composite models can be created for these devices in PSpice.

Composite ight model

In view of device operational principles, the ight is a Darlington combination of an pnp bipolar junction transistor (bjt) and an n-channel mosfet. The ight equivalent circuit, which is well known, is shown in Fig.1(a), and it combines the input and output characteristics of the mosfet and bjt respectively. The related bjt and mosfet models and their parameter definition can be found in (10)(11).

Table 1 is the result of the parametric sensitivity analysis achieved with the proposed ight model using the multiple transient analysis capabilities of PSpice. As expected, β_r or τ_t , which are the main model parameters affecting the magnitude and length of the ight tail current at turn-off, are related to the long average lifetime of holes in wide n-base and the high injection efficiency of the pnp transistor emitter. A large β_r is unwanted in ights, although it can speed up ight turn-on, it deteriorates off-state voltage properties. Another factor affecting model characteristics is gate drive. A high performance ight gate drive circuit is needed to decrease the effect of ight gate capacitance, $C_{\rm gr}$, particularly with high voltage and current rated ights.

Fig.2 shows output *I-V* characteristics of the ight composite model used in PSpice. Fig.3 gives a comparison of the ight transfer characteristics between the model and practical device; BSM50GB160D (12) or similar (13)(14). Fig.4 shows ight circuit simulation and experimental results, at turn-off. It is seen in these dynamic waveforms, that tail current properties are an inherent feature of the ight model (15). By adjustment of β_Γ and τ_Γ the tail current magnitude and its length can be varied to produce ight characteristics adopted by other manufactures.

Appendix




Fig.1 The composite models of the IGBT (left), GTO (middle) and MCT (right).

Table 1: IGBT model parameter sensitivity analysis results

Turn-on					JIJ Tedus	Turn-off				Steady state	
Δ	Values	tu	t,	P _{ine}	t _{fel}	t _r	L _{tail}	I _{taji}	P _{tuff}	V _{iin}	I _{ces}
l _{sM} (nA)	20.0] -	-	-	[-	1	-	Î	↑	-	Δ
R _ε (kΩ)	1,0	Δ	Δ	Δ	Δ	1	-		1	-	-
C _{gs} (nF)	0.2	Δ	Δ	Δ	Δ	1	1	-	1	-	-
R ₃ (Ω)	0.02	-					-	_	-	Δ	-
C _{gd} (pF)	1.0	1	Δ	Δ	1		-	-	1		-
K _p	7.6	1	1	1	-	1	↓	-		▽	
V _{TO} (V)	6.0	↑	Δ	Δ	1	V	1		↓	Δ	_
I _{sT} (nA)	4.0] -	_	-	-	-	-	-	-	-	Δ
R _ε (Ω)	0.03	-	-	-	_	-	-	-	-	Δ	-
C _{je} (nF)	0.6	-	-	-	1	1	-	-	-		
β_f	0.26	+	-	-	î	1	Δ	Δ	Δ	▼	↑
τ _г (μs)	3.3	-	T	î	-	-	4	-	Δ	1	-
β,	0.44		-]	-	-		-			1
T (°C)	25.0	1	1	۵	Į.	↑	-	-	↑	Δ	†

Note: Av significant effect, ↑↓ small effect, -- no effect.




Fig.2 IGBT model output curve, Vo=V_{CB}, IE(X1,Q1)=I_{\rm C}




Fig.3 IGBT transfer characteristic, $T_j < 120$ °C.

Table 2: GTO model parameter sensitivity analysis results

Turn-off Steady state Turn-on Values t, P_{kn} P_{toff} Von ta tr t_{raft} I_{tail} Ļ i_{sr} (nA) † 1.0 --1 1 1 T 0.33 Δ V ⊽ β_{FP} Δ Ţ 1 Ţ 1.2 -_ β_{RP} _ Δ $R_{cP}(\Omega)$ 0.05 Δ 14.0 Δ Δ $\tau_{\text{pp}} \; (\mu s)$ Δ 1 0.2 Δ v τ_{яР} (μs) I_{SN} (nA) 1 1 15.0 7 Ā 1 1 1 1 1 0,011 V β_{EN} 1 $\beta_{n\underline{n}}$ 0.08 _ _ _ _ 1 1 î $R_{bN}(\Omega)$ 0.05 1 R_{cN} (m Ω) 1 4.2 Δ 2.2 _ C_{jet} (nF) _ 1 Ţ Cjen (nF) 0.2 1 î † 0.28 _ _ . _ _ _ τ_{FN} (μs) Δ 1 1 1 1 1 Area 1.0 V ۵ Ţ Ļ 1 † 1 1 27.0 ፐ ("ር)

Note: Av significant effect, ↑\$\displaysigma \text{small effect, - no effect.}

Subscripts: P refers to the p-n-p transistor, and N refers to the n-p-n transistor, of the GTO model.

Table 3. Basic GTO model and device characteristics. (T_i=125°C unless otherwise stated)

	Definition	DGT224SE(max.)	Model	Simulation Conditions	
' V _{on} (V)	On-state voltage.	2.3	2.29	$I_7=401(A), I_G(on)=2.0(A).$	
·I _{cs} (mA)	Off-state current.	25	23.0	V_{DC} =1300(V), V_{RG} =2(V).	
V _{GT} (Y)	Gate trigger voltage.	0.9	0.89	$V_{DC}=24(V), i_{T}=103(A),$	
I _{gr} (A)	Gate trigger current.		0.54	T _j =25°C.	
t _d (μs)		1.5	1.0	V _{DC} =750(V), l _T =415(A),	
't, (μs)		3	3.7 4.7	I _{FG} =10(A), rise t _{FG} =0.9μs, Resistive load.	
t _{ու} (μs)	=t _d +t _r . Turn-on time,	4.5			
E _{oN} (mJ)	Turn-on energy.	135	157.0		
t _{fd} (μs)		7	6,0	V _{DC} =750(V), 1 _T =400(A),	
t _r (μs)		1.3	2.2	Snub. C _s =1(μF),	
t _{off} (μs)	=t _{rs} +t _r . Turn-off time.	8.3	8,2	di _{cq} /dt=18(A/μs),	
t _{tail} (μs)			10.3	Resistive load.	
E _{OFF} (mJ)	Turn-off energy from 0.91,-0.11,	250	222.4		

Note: The model parameter values are given in table 2.




Fig.4 ight turn-off simulated (top) and experimental (bottom), (ight: BSM50GB100D).

Composite gto thyristor model

The composite gto thyristor model is derived by regeneratively connecting pnp and npn bjt models, as shown in Fig.1(b). The model was first used to explain how a thyristor operates (16), and then how a gto device operates. The model's parametric sensitivity analysis in table 2 demonstrates the relationship between the model parameters and device electrical characteristics, and can be used as a basis to simulate different gto devices (7). The various parameter definitions can be found in (7)(11).

The practical device selected to illustrate the composite model is the DGT224SE (17) or similar (18)(19). Table 3 gives a comparison of the gto device and model performance, and the model parameter values used are listed in table 2. Device turn-off ability depends on the capacitance of the snubber capacitor C_s . Fig.5 shows the relationship between maximum controllable current and C_s for the device and its PSpice model. The composite gto model inherently models gto tail current characteristics. Fig.6 is gto anode current and voltage waveforms at gto turn-off, with different β 's for the pnp bjt. The model can be matched to different practical gto devices by changing the appropriate parameter values given in table 3.

Composite met model

The composite model concept is applied to analyze an met, as a mosfet driving the gate of a gto thyristor.

Fig.1(c) shows the met model equivalent circuit, which is based on the Harris Semiconductor model (9). The parametric sensitivity analysis for the composite met model is given in table 4. It is important that the bjt's realistically model gto features.

A composite met model can also be configured by a mosfet driving the gate of a gto which consists of three diodes and current source, rather than pnp and npn bipolar transistors (20). More components, such as resistors and interactive switches, are needed to obtain simulation results which agree with the practical met.

DISCUSSION

The composite power semiconductor models, based on the bjt, mosfet, diode and resistor models which are incorporated in most circuit simulators, are simple to configure, easy to use and possess the features of practical devices. They are a good compromise between computational time and accuracy. microscopic models, such as the gto 1 dimension (1-D), 2 dimensions (2-D) or partly 2-D models, are too complicated and time consuming when it is circuit and system performance that are of prime interest. A composite model is circuit or system oriented, but based on device physics analysis. This model concept is useful for constructing, analysing and developing new power electronics devices, such as the double gate gto (21) where the device structure should be considered for the composite gto model,

The complete PSpice file for the ight, gto and met composite models are given in the appendix, including circuit component values. The proposed models are constructed in PSpice, but the composite model method, as a general approach, is suitable for use in other simulation packages.

CONCLUSION

The composite modelling method for power switching semiconductor device modelling is simple and a useful way for power electronics engineers to perform circuit and system simulations. Each proposed power semiconductor model has the inherent controllable and adjustable static, dynamic and thermal characteristics of the practical device.

The paper described three composite power semiconductor device (igbt, gto and mct) models, and gives model parametric sensitivity analysis. The models make a good compromise between model accuracy and computational time. Included are the PSpice files for each model, such that any PSpice user can readily incorporate and use realistic and simple models for the igbt, gto thyristor and mct.